SONY

CXP819P60M


CMOS 8-bit Single Chip Microcomputer

Description

The CXP819P60M is a CMOS 8-bit micro-computer which consists of A/D converter, serial interface, timer/counter, time base timer, vector interruption, high precision timing pattern generation circuit, PWM generator, PWM for tuner, 32kHz timer/event counter, remote control receiving circuit, general purpose prescaler, and external signal, as well as basic configurations like 8-bit CPU, PROM, RAM and I/O port. They are integrated into a single chip.

Also the CXP819P60M provides sleep/stop function which enables to lower power consumption and ultra-low speed instruction mode in 32kHz operation.

This IC is the PROM-incorporated version of the CXP81960M with built-in mask ROM. This provides the additional feature of being able to write directly into the program. Thus, it is most suitable for evaluation use during system development and for small-quantity production.



Structure

Silicon gate CMOS IC

Features

• A wide instruction set (213 instructions) which cover various types of data

— 16-bit operation/multiplication and division/boolean bit operation instructions

• Minimum instruction cycle 250ns at 16MHz operation (4.5 to 5.5V)

333ns at 12MHz operation (2.7 to 5.5V)

122µs at 32kHz operation

Incorporated PROM capacity
Incorporated RAM capacity
2048 bytes

Peripheral functions

- FRC capture unit

— A/D converter
 8-bit, 12-channel, successive approximation system

(Conversion time 20.0µs/16MHz)

— Serial Interface
 Incorporated buffer RAM (1 to 32 bytes auto transfer) 1-channel

Incorporated 8-bit and 8-stage FIFO for data

(1 to 8 bytes auto transfer) 1-channel

— Timer 8-bit timer, 8-bit timer/counter, 19-bit time base timer,

32kHz timer/counter

— High precision timing pattern generator PPG 19-pin 32-stage programmable

RTG 5-pin 2-channel

— PWM/DA gate output PWM 12-bit, 2-channel (Repetitive frequency 62kHz/16MHz)

DA gate pulse output 13-bit, 4-channel Incorporated 26-bit and 8-stage FIFO

— PWM output 14-bit, 1-channel

— Remote control receiving circuit 8-bit pulse measurement counter with on-chip, 6-stage FIFO


General purpose prescaler
 7-bit (PG5 input frequency divided, FRC capture possible)

Interruption
 20 factors, 15 vectors, multi-interruption possible


Standby mode
 SLEEP/STOP

Package 100-pin plastic QFP/LQFP

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.




Pin Configuration 1 (Top View) 100-pin QFP package



Note) 1. Vpp (Pin 90) is always connected to VDD.

- 2. Vss (Pins 41 and 88) are both connected to GND.
- 3. MP (Pin 39) is always connected to GND.

Pin Configuration 2 (Top View) 100-pin LQFP package



Note) 1. Vpp (Pin 88) is always connected to VDD.


- 2. Vss (Pins 39 and 86) are both connected to GND.
- 3. MP (Pin 37) is always connected to GND.


Pin Description


Symbol	I/O	Description					
PA0/PPO0 to PA7/PPO7	Output/ Real time output	(Port A) 8-bit output port. Data is gated with PPO contents by OR-gate and they are output. (8 pins) Programmable pattern generator of the patter					
PB0/PPO8 to PB7/PPO15	Output/ Real time output	(Port B) 8-bit output porting gated with PPO OR-gate and the (8 pins)	contents by	output. Functions as high precision real time pulse output port. (19 pins)			
PC0/PPO16 to PC2/PPO18	I/O/ Real time output	(Port C) 8-bit I/O port, end specify I/O by both Data is gated w	it unit.				
PC3/RTO3 to PC7/RTO7	I/O/ Real time output	RTO contents be and they are out (8 pins)	y OR-gate	Functions	pulse generator (RTG) output. as high precision real time out port. (5 pins)		
PD0 to PD7	I/O	(Port D) 8-bit I/O port. Enable to specify I/O by 4-bit unit. Enables to drive 12mA sink current. (8 pins)					
PE0/INT0	Input/Input		Input pin to re Active when fa	equest external interruption. falling edge.			
PE1/EC/INT2	Input/Input/Input	(Port E) 8-bit port.	External even		Input pin to request external interruption. Active when falling edge.		
PE2/PWM0	Output/Output	Lower 2 bits are input pins	PWM output p	pins.			
PE3/PWM1	Output/Output	and upper 6 bits are output	(2 pins)				
PE4/DAA0	Output/Output	pins.					
PE5/DAA1	Output/Output	(8 pins)	DA gate pulse	e output nin	9		
PE6/DAB0	Output/Output		(4 pins)	output pii i	0.		
PE7/DAB1	Output/Output						
AN0 to AN3	Input	Analog input pir	ns to A/D conve	erter. (12 pir	ns)		
PF0/AN4 to PF3/AN7	Input/Input				s are output port.		
PF4/AN8 to PF7/AN11	Output/Input	Lower 4 bits also serve as standby release input pin. (8 pins)					
SCK0	I/O	Serial clock (Ch	H0) I/O pin.		,		
SO0	Ouput	Serial data (CH	0) output pin.				
SI0	Input	Serial data (CH	0) input pin.				
CS0	Input	Serial chip sele	ct (CH0) input	pin.			


Symbol	I/O		Description		
PG0 to PG4					
PG5/PCK	1	(Port G)	7 bit general purpose prescaler input pin.		
PG6/EXI0	Input	8-bit input port. (8 pins)	External input pin to FRC capture unit.		
PG7/EXI1			External impact part to 1 feet supraire drint.		
PH0 to PH7	Output	(Port H) 8-bit output port; Medium withstand voltage (12V) and high current (12mA), N-ch open drain output. (8 pins)			
PI1/RMC	I/O/Input		Remote control receiving circuit input pin.		
PI2/PWM	I/O/Output		14-bit PWM output pin.		
PI3/TO/ADJ	I/O/Output/Output	(Port I) 7-bit I/O port.	Timer/counter, 32kHz oscillation adjustment output pin.		
PI4/INT1/ NMI	I/O/Input/Input	I/O port can be specified by bit	Input pin to request external interruption and non-maskable interruption. Active when falling edge.		
PI5/SCK1	I/O/I/O	(7 pins)	Serial clock (CH1) I/O pin.		
PI6/SO1	I/O/Output	_ unit.	Serial data (CH1) output pin.		
PI7/SI1	I/O/Input		Serial data (CH1) input pin.		
PJ0 to PJ7	I/O	(Port J) 8-bit I/O port. Fundunit. I/O can be sp	ction as standby release input can be specified by bit pecified by bit unit.		
EXTAL	Input		crystal oscillator for system clock. When supplying , input the external clock to EXTAL pin and input		
XTAL	Output	opposite phase clo	·		
TEX	Input		crystal oscillator for 32kHz timer clock. When used input to TEX pin and leave TX pin open. (Feedback		
TX	Output	resistor is not rem	• • • • • • • • • • • • • • • • • • • •		
RST	Input	System reset pin o	of active "L" level.		
MP	Input	Microprocessor m	ode input pin. Always connect to GND.		
AVDD		Positive power su	pply pin of A/D converter.		
AVREF	Input	Reference voltage	e input pin of A/D converter.		
AVss		GND pin of A/D co	onverter.		
VDD		Positive power su	pply pin.		
Vpp			pply pin for built-in PROM writing. VDD for normal operation.		
Vss		GND pin. Connec	t both Vss pins to GND.		


Input/Output Circuit Formats for Pins











Pin	Circuit format	When reset
TEX TX	* Shows the circuit composition during oscillation. * Feedback resistor is removed during 32kHz oscillation circuit stop by software. At this time TEX pin outputs "L" level and TX	Oscillation
2 pins	pin outputs "H" level.	
RST	Pull-up resistor Schmitt input	L level
1 pin		
MP 1 pin	☐ IP CPU mode	Hi-Z

Absolute Maximum Ratings

(Vss = 0V)

Item	Symbol	Rating	Unit	Remarks
	VDD	-0.3 to +7.0	V	
Cumply yelforo	Vpp	-0.3 to +13	V	On-chip PROM power supply
Supply voltage	AVDD	AVss to +7.0*1	V	
	AVss	-0.3 to +0.3	V	
Input voltage	VIN	-0.3 to +7.0*2	V	
Output voltage	Vouт	-0.3 to +7.0*2	V	
Medium withstand output voltage	Voutp	-0.3 to +15.0	V	PH pin
High level output current	Іон	- 5	mA	
High level total output current	ΣІон	-50	mA	Total of output pins
Low level output current	loL	15	mA	Other than large current output pins: per pin
	lolc	20	mA	Large current port pin*3: per pin
Low level total output current	ΣΙΟL	130	mA	Total of output pins
Operating temperature	Topr	-10 to +75	°C	
Storage temperature	Tstg	-55 to +150	°C	
Allowable power dissipation	Do	600	m\//	QFP package type
Allowable power dissipation	PD	380	mW	LQFP package type

^{*1} AVDD and VDD should be set to a same voltage.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

^{*2} VIN and Vout should not exceed VDD + 0.3V.

^{*3} The large current operation transistors are the N-CH transistors of the PD and PH ports.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
		2.7	5.5	V	Guaranteed range during high speed mode (1/2 dividing clock) operation
Supply voltage	Vdd	2.7	5.5	V	Guaranteed range during low speed mode (1/16 dividing clock) operation
		2.5	5.5	V	Guaranteed operation range by TEX clock
		2.0	5.5	V	Guaranteed data hold operation range during STOP
Analog power supply	AVDD	3.0	5.5	V	*1
	ViH	0.7Vdd	VDD	V	*2
	ViHS	0.0\/	VDD	V	CMOS schmitt input*3 and PE0/INT0 pin
High level input voltage		0.8Vpd	5.5	V	CMOS schmitt input*6
put remage	\/=	VDD - 0.4	VDD + 0.3	V	EXTAL pin*4, *7 and TEX pin*5, *7
	VIHEX	VDD - 0.2	VDD + 0.2	V	EXTAL pin*4, *8 and TEX pin*5, *8
	VIL	0	0.3Vdd	V	*2, *7
	VIL	0	0.2Vdd	V	*2, *8
Low level input voltage	VILS	0	0.2Vdd	٧	CMOS schmitt input*3 and PE0/INT0 pin
input voitage) / u = u	-0.3	0.4	٧	EXTAL pin*4, *7 and TEX pin*5, *7
	VILEX	-0.3	0.2	٧	EXTAL pin*4, *8 and TEX pin*5, *8
Operating temperature	Topr	-10	+75	°C	

^{*1} AVDD and VDD should be set to a same voltage.

^{*2} Normal input port (each pin of PC, PD, PF0 to PF3, PG, PI and PJ), MP pin.

^{*3} Each pin of SCK0, RST, PE1/EC/INT2, PI1/RMC, PI4/INT1/NMI, PI5/SCK1 and PI7/SI1.

^{*4} It specifies only when the external clock is input.

^{*5} It specifies only when the external event count clock is input.

^{*6} Each pin of $\overline{\text{CS0}}$, SI0, and PG.

^{*7} In case of 4.5 to 5.5V supply voltage (VDD).

^{*8} In case of 2.7 to 3.3V supply voltage (VDD).

Electrical Characteristics

DC Characteristics (V_{DD} = 4.5 to 5.5V)

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, Vss = 0\text{V})$

Item	Symbol	Pins	Conditions	Min.	Тур.	Max.	Unit
High level	Vон	PA to PD,	$V_{DD} = 4.5V$, $I_{OH} = -0.5mA$	4.0			V
output voltage		PE2 to PE7, PF4 to PF7,	$V_{DD} = 4.5V$, $I_{OH} = -1.2mA$	3.5			V
		PH (VoL only) PI1 to PI7	VDD = 4.5V, IOL = 1.8mA			0.4	V
Low level output voltage	Vol	PJ, SO0, SCK0	VDD = 4.5V, IOL = 3.6mA			0.6	V
		PD, PH	VDD = 4.5V, IOL = 12.0mA			1.5	V
	lihe		VDD = 5.5V, VIH = 5.5V	0.5		40	μΑ
	lile	EXTAL	VDD = 5.5V, VIL = 0.4V	-0.5		-40	μΑ
Input current	Інт	TEV	VDD = 5.5V, VIH = 5.5V	0.1		10	μΑ
	lilt	TEX	VDD = 5.5V,	-0.1		-10	μA
	IILR	RST	VIL = 0.4V	-1.5		-400	μA
I/O leakage current	lız	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	μA
Open drain output leakage current (N-CH Tr OFF in state)	Ісон	PH	VDD = 5.5V VOH = 12V			50	μA
	IDD1		16MHz crystal oscillation (C ₁ = C ₂ = 15pF) $VDD = 5V \pm 0.5V^{*2}$		28	50	mA
	IDDS1		SLEEP mode VDD = 5V ± 0.5V		1.7	8	mA
Supply current*1	IDD2	VDD	32kHz crystal oscillation (C ₁ = C ₂ = 47pF) $V_{DD} = 2.75V \pm 0.25V$		0.6	1.8	mA
	IDDS2		SLEEP mode $V_{DD} = 2.75V \pm 0.25V$		7	30	μA
	IDDS3		STOP mode (EXTAL and TEX pins oscillation stop) $VDD = 5V \pm 0.5V$			30	μA
Input capacity	Cin	Other than VDD, Vss, AVDD, and AVss	Clock 1MHz 0V other than the measured pins		10	20	pF

^{*1} When entire output pins are open.

^{*2} When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEн) to "00" and operating in high speed mode (1/2 dividing clock).

DC Characteristics (V_{DD} = 2.7 to 3.3V)

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, Vss = 0\text{V})$

Item	Symbol	Pins	Conditions	Min.	Тур.	Max.	Unit
High level	Vон	PA to PD,	VDD = 2.7V, IOH = -0.12mA				V
output voltage	"	PE2 to PE7, PF4 to PF7,	V _{DD} = 2.7V, I _{OH} = -0.45mA	2.1			V
Laurianal			VDD = 2.7V, IOL = 1.0mA			0.25	V
Low level output voltage	Vol	PI1 to P <u>I7</u> PJ, SO0, SCK0	VDD = 2.7V, IOL = 1.4mA			0.4	V
		PD, PH	VDD = 2.7V, IOL = 4.5mA			0.9	V
	lihe	EXTAL	VDD = 3.3V, VIH = 3.3V	0.3		20	μΑ
	lile	EXTAL	VDD = 3.3V, VIL = 0.3V	-0.3		-20	μΑ
Input current	Інт	TEX	VDD = 3.3V, VIH = 3.3V	0.1		10	μΑ
	IILT		V _{DD} = 3.3V,	-0.1		-10	μΑ
	IILR	RST	VIL = 0.3V	-0.9		-200	μΑ
I/O leakage current	lız	PA to PG, PI, PJ, MP AN0 to AN3, CS0, SI0, SO0 SCK0	$V_{DD} = 3.3V$, $V_{I} = 0$, $3.3V$			±10	μA
Open drain output leakage current	Ісон	PH	V _{DD} = 3.3V, Vон = 12V			50	μA
	IDD1		12MHz crystal oscillation (C ₁ = C ₂ = 15pF) $V_{DD} = 3.0V \pm 0.3V^{*2}$		10	30	mA
Supply current*1	IDDS1	VDD	SLEEP mode $VDD = 3.0V \pm 0.3V$		0.7	2.5	mA
IDDS3			STOP mode (EXTAL and TEX pins oscillation stop) VDD = 3.0V ± 0.3V			30	μA
Input capacity	Cin	Other than VDD, Vss, AVDD, and AVss	Clock 1MHz 0V other than the measured pins		10	20	pF

^{*1} When entire output pins are open.

^{*2} When setting upper 2 bits (CPU clock selection) of clock control register CLC (address: 00FEн) to "00" and operating in high speed mode (1/2 dividing clock).

SONY CXP819P60M

AC Characteristics

(1) Clock timing

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 5.5\text{V}, V_{SS} = 0\text{V})$

Item	Symbol	Pins	Conditions		Min.	Max.	Unit
Custom alask fraguansy	fo	XTAL	Fig. 1,	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$	1	16	MHz
System clock frequency	fc	EXTAL	Fig. 2		1	12	IVII IZ
System clock input	txL,	XTAL	Fig. 1,	$V_{DD} = 4.5 \text{ to } 5.5 \text{V}$	28		ns
pulse width	tхн	EXTAL	Fig. 2 (External clock	k drive)	37.5		113
System clock input rise and fall times	tcr, tcf	XTAL EXTAL	Fig. 1, Fig. 2 (External clock drive)			200	ns
Event count clock input pulse width	teh, tel	EC	Fig. 3		tsys × 4*		ns
Event count clock input rise and fall times	ter, ter	ĒC	Fig. 3			20	ns
System clock frequency	fc	TEX TX	<u> </u>	Fig. 2 VDD = 2.5 to 5.5V (32kHz clock applied condition)			kHz
Event count clock input pulse width	tть, tтн	TEX	Fig. 3		10		μs
Event count clock input rise and fall times	t _{TR} ,	TEX	Fig. 3			20	ms

^{*} tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Fig. 1. Clock timing




Fig. 2. Clock applied condition





Fig. 3. Event count clock timing



(2) Serial transfer (CH0)

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, Vdd = 4.5 \text{ to } 5.5\text{V}, Vss = 0\text{V})$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
$ \overline{\text{CS}} \downarrow \to \overline{\text{SCK}} $ delay time	tocsk	SCK0	Chip select transfer mode (SCK = output mode)		tsys + 200	ns
	tocskf	SCK0	Chip select transfer mode (SCK = output mode)		tsys + 200	ns
$ \overline{\text{CS}} \downarrow \rightarrow \text{SO} $ delay time	tocso	SO0	Chip select transfer mode		tsys + 200	ns
$\overline{\text{CS}}\downarrow \to \text{SO}$ floating delay time	tocsof	SO0	Chip select transfer mode		tsys + 200	ns
CS high level width	twncs	CS0	Chip select transfer mode	tsys + 200		ns
SCK	4	SCK0	Input mode	2tsys + 200		ns
cycle time	t kcy	SCKU	Output mode	16000/fc		ns
SCK	t ĸн	001/0	Input mode	tsys + 100		ns
high and low level widths	t ĸL	SCK0	Output mode	8000/fc - 100		ns
SI input setup time		010	SCK input mode	-tsys + 100		ns
(against SCK ↑)	t sık	SI0	SCK output mode	200		ns
SI input hold time	_	010	SCK input mode	2tsys + 100		ns
(against SCK ↑)	t ksi	SI0	SCK output mode	100		ns
$\overline{SCK} \downarrow \to SO$ delay time	_	200	SCK input mode		2tsys + 200	ns
30N √ → 30 delay time	t kso	SO0	SCK output mode		100	ns

Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) \overline{CS} , \overline{SCK} , SI and SO means each pin of $\overline{CS} \to \overline{CSO}$, $\overline{SCK} \to SCKO$, SI $\to SIO$, and SO $\to SOO$ respectively.

Note 3) The load of \overline{SCK} output mode and SO output delay time is 50pF + 1TTL.

Serial transfer (CH0)

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, VdD} = 2.7 \text{ to } 3.3\text{V}, Vss = 0\text{V})$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
	tocsk	SCK0	Chip select transfer mode (SCK = output mode)		tsys + 250	ns
$\overline{\text{CS}} \uparrow \to \overline{\text{SCK}}$ floating delay time	tocskf	SCK0	Chip select transfer mode (SCK = output mode)		tsys + 200	ns
$\overline{\text{CS}}\downarrow \to \text{SO}$ delay time	tocso	SO0	Chip select transfer mode		tsys + 250	ns
$\overline{\text{CS}}\downarrow \to \text{SO}$ floating delay time	tocsof	SO0	Chip select transfer mode		tsys + 200	ns
CS high level width	twncs	CS0	Chip select transfer mode	tsys + 200		ns
SCK	4	0010	Input mode	2tsys + 200		ns
cycle time	t kcy	SCK0	Output mode	16000/fc		ns
SCK	t ĸн		Input mode	tsys + 100		ns
high and low level widths	t ĸL	SCK0	Output mode	8000/fc - 150		ns
SI input setup time	4	010	SCK input mode	-tsys + 100		ns
(against SCK ↑)	t sık	SI0	SCK output mode	200		ns
SI input hold time		010	SCK input mode	2tsys + 100		ns
(against SCK ↑)	t ksi	SI0	SCK output mode	100		ns
COV . CO dolovářena		200	SCK input mode		2tsys + 250	ns
$\overline{SCK} \downarrow \to SO$ delay time	t kso	SO0	SCK output mode		125	ns


Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) \overline{CS} , \overline{SCK} , SI and SO means each pin of $\overline{CS} \to \overline{CSO}$, $\overline{SCK} \to SCKO$, SI $\to SIO$, and SO $\to SOO$ respectively.

Note 3) The load of SCK output mode and SO output delay time is 50pF.

Fig. 4. Serial transfer timing (CH0)



Serial transfer (CH1)

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, V_{DD} = 4.5 \text{ to } 5.5\text{V}, V_{SS} = 0\text{V})$

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tĸcy	SCK1	Input mode	2tsys + 200		ns
SORT Cycle time	IKCY	SCKT	Output mode	8000/fc		ns
SCK1 high and low	t ĸн	SCK1	Input mode	tsys + 100		ns
level widths	t KL	SUNT	Output mode	4000/fc - 100		ns
SI1 input setup time	t sık	SI1	SCK1 input mode	100		ns
(against SCK1 ↑)		311	SCK1 output mode	200		ns
SI1 input hold time	t ksi	SI1	SCK1 input mode	tsys + 200		ns
(against SCK1 ↑)	LKSI	311	SCK1 output mode	100		ns
$SCK1 \downarrow \rightarrow SO1$ delay time	tuoo	SO1	SCK1 input mode		tsys + 200	ns
SUNT ↓ → SUT delay liftle	t kso	SO1	SCK1 output mode		100	ns

Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF + 1TTL.

Serial transfer (CH1)

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, VdD} = 2.7 \text{ to } 3.3\text{V}, Vss = 0\text{V})$


Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCK1 cycle time	tĸcy	SCK1	Input mode	2tsys + 200		ns
SONT Cycle time	IKCY		Output mode	8000/fc		ns
SCK1 high and low	t кн	SCK1	Input mode	tsys + 100		ns
level widths	t KL	SCRI	Output mode	4000/fc - 150		ns
SI1 input setup time	t sık	SI1	SCK1 input mode	100		ns
(against SCK1 ↑)		311	SCK1 output mode	200		ns
SI1 input hold time	t ksi	SI1	SCK1 input mode	tsys + 200		ns
(against SCK1 ↑)	I KSI	311	SCK1 output mode	100		ns
$SCK1 \downarrow \rightarrow SO1$ delay time	t kso	SO1	SCK1 input mode		tsys + 250	ns
30K1 ↓ → 301 delay liftle	iksu	301	SCK1 output mode		125	ns

Note 1) tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).

tsys [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")

Note 2) The load of SCK1 output mode and SO1 output delay time is 50pF.

Fig. 5. Serial transfer CH1 timing




(3) General purpose prescaler

$$(Ta = -10 \text{ to } +75^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 5.5\text{V}, V_{SS} = 0\text{V})$$

Item	Symbol	Pin	Condition	Min.	Тур.	Max.	Unit
External clock input frequency	fpck	PCK				12	MHz
External clock input pulse width	twh, twl	PCK		33			ns
External clock input rise and fall times	t _R ,	PCK				200	ns

Fig. 6. General purpose prescaler timing




(4) A/D converter characteristics $(Ta = -10 \text{ to } +75^{\circ}\text{C}, Vdd = AVdd = 4.5 \text{ to } 5.5\text{V}, AVREF = 4.0 \text{ to } AVdd, Vss = AVss = 0\text{V})$

Item	Symbol	Pins	Conditions	Min.	Тур.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 5.0V			±1	LSB
Absolute error			VSS = AVSS = 0V			±2	LSB
Conversion time	tconv			160/fadc*			μs
Sampling time	t SAMP			12/fadc*			μs
Reference input voltage	VREF	AVREF	VDD = AVDD = 4.5 to 5.5V	AVDD - 0.5		AVdd	V
Analog input voltage	VIAN	AN0 to AN11		0			V
	IREF		Operating mode		0.6	1.0	mA
AVREF current	IREFS	AVREF	SLEEP mode STOP mode 32kHz operating mode			10	μA

 $(Ta = -10 \text{ to } +75^{\circ}\text{C}, VDD = AVDD = 2.7 \text{ to } 3.3\text{V}, AVREF = 2.7 \text{ to } AVDD, Vss = AVss = 0\text{V})$

Item	Symbol	Pins	Conditions	Min.	Тур.	Max.	Unit
Resolution						8	Bits
Linearity error			Ta = 25°C VDD = AVDD = AVREF = 3.0V			±1	LSB
Absolute error			Vss = AVss = 0V			±2	LSB
Conversion time	tconv			160/fadc*			μs
Sampling time	t SAMP			12/fadc*			μs
Reference input voltage	VREF	AVREF	$V_{DD} = AV_{DD} = 2.7 \text{ to } 3.3V$	AVDD - 0.3		AVDD	V
Analog input voltage	VIAN	AN0 to AN11		0			V
	IREF		Operating mode		0.3	0.7	mA
AVREF current	IREFS	AVREF	SLEEP mode STOP mode 32kHz operating mode			10	μA

Fig. 7. Definitions of A/D converter terms



^{*} The value of fADC is as follows by selecting ADC operation clock (MSC: Address 01FFH bit 0).

When PS2 is selected, fADC = fc/2

When PS1 is selected, fADC = fc

(5) Interruption, reset input

$$(Ta = -10 \text{ to } +75^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 5.5\text{V}, V_{SS} = 0\text{V})$$

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
External interruption high and low level widths	tıн tıL	INT0 INT1 INT2 NMI PJ0 to PJ7		1		μs
Reset input low level width	trsl	RST		32/fc		μs

Fig. 8. Interruption input timing





Fig. 9. Reset input timing



(6) Others


$$(Ta = -10 \text{ to } +75^{\circ}\text{C}, V_{DD} = 2.7 \text{ to } 5.5\text{V}, V_{SS} = 0\text{V})$$

Item	Symbol	Pins	Conditions	Min.	Max.	Unit
EXI input high and low level widths	teih teil	EXI0 EXI1	tsys = 2000/fc	t _{FRC} × 8 + 200 + t _{sys}		ns

Note) the tsys indicates three values according to the contents of the clock control register (address; 00FEH) upper 2 bits (CPU clock selection).


 $t_{SYS} [ns] = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11") t_{FRC} = 1000/fc [ns]$


Fig. 10. Other timings



Supplement

Fig. 11. Recommended oscillation circuit







Manufacturer	Model	fc (MHz)	C ₁ (pF)	C ₂ (pF)	Rd (Ω)	Circuit example	
		8.00	10	10			
RIVER ELETEC	110 40/1102	10.00			0	(i)	
CO., LTD.	HC-49/003	HC-49/U03 12.00 5	5	(i)			
		16.00					
		8.00	16 (12)	16 (12)			
	HC-49/U (-S)	10.00	16 (12)	16 (12)	0	(i)	
KINSEKI LTD.	110 10,0 (0)	12.00	12	12		(.)	
		16.00	12	12			
	P3	32.768kHz	30	18	470K	(ii)	


Products List


Option item	Mask product	CXP819P60MQ-4-□□□	CXP819P60MR-4-□□□
Package	100-pin plastic QFP/LQFP	100-pin plastic QFP	100-pin plastic LQFP
ROM capacity	52K bytes/60K bytes	PROM 60K bytes	PROM 60K bytes
Pull-up resistor for reset pin	Existent/Non-existent	Existent	Existent

Characteristics Curve












Package Outline

Unit: mm

100PIN QFP (PLASTIC)








SONY CODE	QFP-100P-L01
EIAJ CODE	QFP100-P-1420
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.7g

100PIN LQFP (PLASTIC)



D	E.	T	۱ı	L	Α

SONY CODE	LQFP-100P-L01
EIAJ CODE	LQFP100-P-1414
JEDEC CODE	

PACKAGE STRUCTURE

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42 ALLOY
PACKAGE MASS	0.8g